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A GaAs metal–oxide–semiconductor field-effect transistor ~MOSFET! with thin Al2O3 gate
dielectric in nanometer ~nm! range grown by atomic layer deposition is demonstrated. The nm-thin
oxide layer with significant gate leakage current suppression is one of the key factors in downsizing
field-effect transistors. A 1 mm gate-length depletion-mode n-channel GaAs MOSFET with an
Al2O3 gate oxide thickness of 8 nm, an equivalent SiO2 thickness of ;3 nm, shows a broad
maximum transconductance of 120 mS/mm and a drain current of more than 400 mA/mm. The
device shows a good linearity, low gate leakage current, and negligible hysteresis in drain current in
a wide range of bias voltage. © 2003 American Institute of Physics. @DOI: 10.1063/1.1590743#GaAs metal–oxide–semiconductor field-effect transistor
~MOSFET! has attracted great interest for decades.1–13
GaAs-based devices potentially have great advantages over
Si-based devices for high-speed and high-power applica-
tions, in part from an electron mobility in GaAs that is ;53
greater than that in Si, the availability of semi-insulating
GaAs substrates, and higher breakdown field. Currently, the
metal–semiconductor field-effect transistor ~MESFET! is the
dominant GaAs device for high-speed and microwave cir-
cuits. MESFETs feature gates formed by metal–
semiconductor ~Schottky-barrier! junctions, while MOSFETs
have oxide layers ~higher barrier! between metals and semi-
conductors. Compared to GaAs MESFETs, GaAs MOSFETs
feature a larger maximum drain current, much lower gate
leakage current, a better noise margin, and much greater
flexibility in digital integrated circuit design. The main ob-
stacle to GaAs-based MOSFET devices is the lack of high-
quality, thermodynamically stable insulators on GaAs that
can match the device criteria as SiO2 on Si. After a decade of
efforts, much progress has been made recently to form a
high-quality oxide on III–V semiconductor, e.g., molecular
beam epitaxy ~MBE! grown Ga2O3(Gd2O3) dielectric films
on GaAs surface14–19 and atomic layer deposition ~ALD!
grown Al2O3 on III–V semiconductors.20
To achieve higher transconductance as well as to down-
size the device for higher integrated density, the reduction of
the gate oxide thickness is critical. A gate material with a
much wider band gap providing a higher potential barrier
with GaAs is able to significantly reduce the gate leakage
current for the same layer thickness of other materials. Al2O3
is a highly desirable gate dielectric with a high band gap of
;9 eV, which is much higher than other feasible gate oxide,
e.g., Ga2O3 with a band gap of ;2.45 eV. As a popular high-
k gate oxide, Al2O3 has the dielectric constant as high as
8.6–10, compared to 3.9 for SiO2 . In this letter, we report a
MOSFET on a III–V substrate with a nanometer thin Al2O3
gate dielectric deposited by ALD. The deposited oxide layer
is as thin as 8 nm, which is equivalent to the thickness of 3.1
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only because it has high band gap, but also it has a high
breakdown field ~5–10 MV/cm!, high thermal stability, and
remains amorphous under typical processing conditions.
ALD itself is an ex situ, robust manufacturing process which
is already commonly used for high-k gate dielectrics in Si
complementary MOS ~CMOS! technology.21 It does not re-
quire ultrahigh-vacuum conditions for wafer transfer be-
tween semiconductor epilayer growth and oxide layer depo-
sition, and may soon find wide applications in
microelectronics manufacturing.
Figure 1~a! shows the device structure of the fabricated
depletion-mode n-channel Al2O3 /GaAs MOSFET. A 1500 Å
undoped GaAs buffer layer and a 700 Å Si-doped GaAs
layer (631017/cm3) were sequentially grown by MBE on a
~100!-oriented semi-insulating 2 in. GaAs substrate. After the
semiconductor epilayer growth, the wafer was transferred ex
situ to an ASM Pulsar2000™ ALD module. A 8-nm-thick
Al2O3 oxide layer was deposited at a substrate temperature
of 300 °C, by using alternating pulses of Al~CH3)3 ~the Al
precursor! and H2O ~the oxygen precursor! in a carrier N2
gas flow. The thickness and uniformity of deposited oxide
layer was well controlled at angstrom level. ALD grown
Al2O3 process results in an abrupt interface with the GaAs
substrate, as illustrated by the high-resolution transmission
FIG. 1. ~a! Schematic view of a depletion-mode n-channel GaAs MOSFET
with ALD-grown Al2O3 as gate dielectric. ~b! Cross-sectional high-
resolution TEM image of an Al2O3 /GaAs interface from a similar device.© 2003 American Institute of Physics
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Downelectron microscopy ~TEM! image in Fig. 1~b!. The oxide
layer appears as a desirable amorphous form, while the GaAs
exhibits clear lattices. The ALD process removes the native
oxide and excess As on GaAs surface, resulting in a very thin
Ga–oxide interfacial layer. Medium energy ion scattering ex-
periment suggests as thick as 6 Å Ga–oxide could exist in
certain conditions. The interface quality was further im-
proved by a post-deposition anneal at 600 °C for 60 s in an
oxygen ambient. Device isolation was achieved by oxygen
implantation. Activation annealing was performed at 450 °C
in a helium gas ambient. Using a wet etch in diluted HF, the
oxide on the source and drain regions was removed while the
gate area was protected by photoresist. Ohmic contacts were
formed by electron ~e!-beam deposition of Au/Ge/Au/Ni/Au
and a lift-off process, followed by a 435 °C anneal in a form-
ing gas ambient. Finally, Ti/Au metals were e-beam evapo-
rated, followed by lift-off to form the gate electrodes. The
gate length, the source-to-gate, and the drain-to-gate spac-
ings were ;1 mm. The sheet resistance of the channel and its
contact resistance, measured by the transfer length method
on the same wafer, were 740 V/h and 1.5 V mm. The pro-
cess requires four levels of lithography ~alignment, isolation,
ohmic, and gate!, all done using a contact printer. The MOS
capacitors for oxide characterization were fabricated sepa-
rately by direct metal deposition through a shadow mask on
n1-GaAs substrate. The gate oxide of MOS capacitors was
not exposed to any chemical process after ALD growth.
First, we focus on the intrinsic properties of the ALD
oxide itself instead of the finished MOSFETs. The open
squares in Fig. 2 show the measured results for the MOS
capacitors with 8-nm-thick Al2O3 layer, the same thickness
as used for the MOSFETs. This insulating layer significantly
suppresses the leakage current both in forward and in reverse
biases by several orders of magnitude, compared to Schottky
diodes in MESFETs. For gate operation between a bias (Vg)
of 14 to 24 V, the gate leakage current density is less than
131026 A/cm2. The breakdown voltage is .4 V for an
8-nm-thick Al2O3 layer, which corresponds to a breakdown
electric field larger than 5 MV/cm. This demonstrates the
high electric properties of as-grown ALD films. Considering
a much higher dielectric constant, this lower breakdown field
FIG. 2. Measured I – V characteristics for both MOS capacitors ~open
squares! and MOSFETs between the gate and the source ~open circles!.loaded 16 Dec 2010 to 140.114.136.25. Redistribution subject to AIP liis not a penalty compared to SiO2 . Second, we study the
gate I – V characteristics of a MOSFET with the same thick-
ness of 8 nm gate oxide. The open circles in Fig. 2 show
characteristics of a MOSFET with 1 mm gate length and 100
mm gate width. For gate operation of the same bias range,
the gate leakage current density increases by three orders of
magnitude, compared to the data from MOS capacitors. Note
that the gate leakage current of less than 1023 A/cm2 or a
few hundred picoampere is still several orders of magnitude
lower than for MESFETs under similar bias, and is much
lower than the channel current. The degradation of oxide
quality in MOSFETs is mainly because the gate oxide is not
protected in our nonoptimized process flow, as compared to
Si CMOS technology, and the Al2O3 was exposed to chemi-
cals during processing. The degradation is less pronounced
once the oxide thickness is beyond 10 nm. A dry-etch pro-
cess using self-aligned WSi gate to protect gate oxide di-
rectly after ALD growth is under development.
Figure 3 shows the measured drain current versus drain
voltage (Ids vs Vds) characteristics of the device. The gate
voltage is varied from 23.5 to 11 V with 0.5 V step. The
plot shows a clean pinch-off at a gate voltage of 23.5 V. No
substantial I – V hysteresis is observed in the drain current
drift in comparing forward and reverse gate–voltage sweep
directions. This indicates that no significant mobile bulk ox-
ide charge is present and that the density of slow interface
traps is low. The MOSFETs can operate under accumulation
mode between 21 and 11 V beyond the flatband condition
of ;21.1 V. The flatband condition in the depletion mode
MOSFET is roughly at the gate bias where the transconduc-
tance gm appears maximum ~see Fig. 4!. The more the gate is
biased below the flatband condition, the smaller the gm is,
because the distance from the gate to channel increases by
increasing depletion width in semiconductor. On the other
hand, when the gate bias is above flatband condition, addi-
tional carriers are confined to the interface and the gate to
channel distance is fixed to the oxide thickness in this accu-
mulation region. But the reduced surface mobility and satu-
ration velocity ysat leads to gm reduction. That is why gm vs
Vgs measurement gives the rough estimation of flatband con-
dition. It is further confirmed by the capacitance–voltage
FIG. 3. Drain current vs drain bias as a function of gate bias.cense or copyright; see http://apl.aip.org/about/rights_and_permissions
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Down(C – V) measurement ~see the inset of Fig. 4! which is
widely used to determine the flatband voltage. The good gate
modulation or large gm at accumulate region demonstrates
the high quality of Al2O3 /GaAs interface. Furthermore, as
will be reported, the gm versus frequency study gives an
upper limit for interface trap density (D it) of 5
31011– 1012/cm2 eV at such Al2O3 /GaAs structures.20 The
nanometer-thin oxide relaxes the device requirement for D it ,
because it is easier to realize the condition of C it!Cox ,
where C it is the interface-trap capacitance and Cox is the
oxide capacitance.
Figure 4 illustrates the drain current as a function of gate
bias in both the forward and reverse gate–voltage sweep
directions in the saturation region. The device shows almost
linear relation of Ids vs Vgs in the wide bias range. The slope
of the drain current shows that the maximum extrinsic trans-
conductance (gm) of the 1 mm gate length device is ;120
mS/mm. Both quasilinear Ids vs Vgs trace and the broad gm
vs Vgs trace show negligible hysteresis in forward and re-
verse gate–voltage sweep directions. The lack of hysteresis
and high gm near dc further confirms that both fast and slow
states are significantly small in our devices. The theoretical
intrinsic gm in saturation regime can be estimated to be
;470 mS/mm by gm5ysatCox , where ysat is ;53106 cm/s
in GaAs. Counting on the series resistance of the device
Rs;2.5 V mm, the theoretical extrinsic gm is ;210 mS/mm
which is 75% off from the measured peak gm value. We
ascribe this reduction of gm to the following reasons. First, at
the flatband condition, roughly where the peak gm appears,
the total capacitance has two parts including Cox and the
capacitance induced by the Debye length. gm is overesti-
mated by simply using Cox earlier. Second, ysat could be-
come smaller from the bulk value at flatband condition be-
cause carriers start to approach to the interface. Third, the
FIG. 4. Drain current vs gate bias in both forward ~closed squares! and
reverse ~open squares! sweep directions. Closed circles ~forward! and open
circles ~reverse! are transconductance vs gate bias at Vds53 V. Inset: C – V
characteristic of a MOS capacitor with 8 nm Al2O3 on n1-type ~100! GaAs.loaded 16 Dec 2010 to 140.114.136.25. Redistribution subject to AIP liexisting interface traps (D it;531011– 1012/cm2 eV) could
screen the modulation effect of the gate bias to the channel
and reduce the transconductance gm . Compared to conven-
tional Si-based devices, GaAs MOSFETs show superior
high-speed characteristics,20 because of its much higher elec-
tron mobility.
In summary, we have demonstrated ALD-grown insu-
lated gate MOSFETs, using nanometer-thin Al2O3 gate di-
electric for n-channel depletion-mode GaAs devices. The 1
mm gate length device exhibits a broad extrinsic transcon-
ductance of 120 mS/mm with negligible I – V hysteresis,
which indicates that the ALD-grown Al2O3 film and the
Al2O3 /GaAs interface are of high quality. A thin gate dielec-
tric in nm range is essential for extending downsizing limits
of GaAs MOSFETs.
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